Towards high-level leakage power reduction techniques for FPGAs