Design of a Pipelined AES Encryption Core on FPGA for High Throughput