Strategies For Performance And Quality Improvement Of Hardware Verification And Synthesis Algorithms